

FIG. 1




FIG. 2




FIG. 3

MANAGE- MENT NO.	WRITE BUFFER MEMORY	FLASH MEMORIES (PHYSICAL SECTOR NOS.)		COUNTER
		BLOCK NO.	CHIP NO.	
0	1	0	3	0
1	2	1	2	0
2	3	2	7	0
3	0	0	0	0
⋮	⋮	⋮	⋮	⋮

FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8(a) V_{CC}
PRIOR ART

FIG. 8(b) V_{PP}
PRIOR ART

FIG. 8(c) ADDRESS
PRIOR ART

FIG. 8(d) CE
PRIOR ART

FIG. 8(e) OE
PRIOR ART

FIG. 8(f) I/O_7
PRIOR ART

FIG. 8(g) $I/O_0 \sim I/O_6$
PRIOR ART




FIG. 9

